Technical support
EDAis
Hebrew English
  • Home
  • Products
    • Schematic Capture
    • Libraries
    • Analog Simulation
    • PCB Design
    • Package Design
    • Signal Integrity
    • Power Integrity
    • Electrical Wire Harness Design
    • RF Design
    • Other Products
  • Resources
    • Technical Support
    • OrCAD Downloads
    • PSPICE Community
    • OrCAD Resources
    • Cadence Community
    • Trial licenses
  • Free Trial
  • Services
    • Free Technical Workshops
    • Educational Training
    • Component Engineering
    • PCB Technology Consulting
    • Signal and Power Integrity services
    • Library Services
    • PCB Production
    • On-Site Consulting
    • Design Migrations
    • PCB Service bureaus
  • About EDAis
  • Contact us
Design Migrations
  • Home
  • Services
  • Design Migrations

Design Migrations

Do you have a PCB Design data in legacy Cadence tool? Do you want to convert your drawings or PCB Layout from 3rd party EDA tool to Cadence?
You can migrate all your data to Cadence software safely and painlessly.

We offer:
Library Translation/Verifications:
  • All symbols – Outlines, Pins, Pin Properties, Component Parameters, Ref Des, Value, etc…
  • All footprints & Associated Attributes – Thru-hole/SMT Pads, Courtyards, Polarity markings, Voids, Comp Body Outlines, Height Designations, Silkscreen, etc…
  • Layer mappings
  • Components mappings – Symbol links to Associated footprints 
  • 3D Models

Schematic Translation/Verifications:
  • Links to Library - Symbols/Footprints 
  • Fully annotated and in sync with the Layout 
  • Audits run with no errors 
  • Visual Presence of all Symbols, Text and Connectivity 
  • Implicit (Hidden ie: Power & Ground)/Explicit Pin Connections
  • Nets – unconnected, renamed, duplicated, lost, etc… //No net props
  • Variants - ie: Not_In_Bom //No
  • BOM generation

Layout Translation/Verifications:
  • Layer Translation – Board Definition, Pads, Traces, Voids, Soldermask/paste, Silkscreen, Planes, etc…
  • Vias (Micro, Blind, Burried…)
  • Plated/Non_Plated Holes
  • Library links to Footprints
  • Fully annotated from the Schematic
  • Nets, Component & ODB files generated, compared and checked
  • Open (Unconnected) Traces
  • Design Constraints, net rules, classes, etc….
  • Audits run with no errors
  • Identical output data (Fab & Assy) from both design platforms
  • products

  • Design Entry
  • Libraries
  • Analog Simulation
  • PCB Design
  • Package Design
  • Signal Integrity
  • Power Integrity
  • Electrical Wire Harness Design
  • Others
  • Services

  • Component Engineering
  • PCB Technology Consulting
  • Signal and Power Integrity services
  • Educational Training
  • Library Services
  • PCB Production
  • On-Site Consulting
  • Design Migrations
  • PCB Service bureaus
  • Technical Workshops
  • Resources

  • Technical Support
  • OrCAD Downloads
  • PSPICE Community
  • OrCAD Resources
  • Cadence Community
  • Trial licenses
  • Site Navigation

  • Home
  • About EDAis
  • Free Trial
  • Site Map
  • Contact Us
  • EDA Integrity Solutions Ltd

  • Address38 HaBarzel St. Tel Aviv 6971054 Israel
  • Tel(972) 3 6444416
  • Fax(972) 3 6444462
Home Contact us
Facebook Youtube LinkedIn
EDA Integrity Solutionswww.eda.co.il©All rights reserved
ACCESSIBILITY STATEMENT Site Map
Website Building   Interdeal
  InterDeal Development