Cadence Solutions
Virtuoso Analog Design Environment
The most advanced simulation for custom ICs

Virtuoso Analog Design Environment delivers advanced design simulation for fast and accurate verification
Designed to help users create manufacturing-robust designs, Cadence® Virtuoso® Analog Design Environment is the advanced design and simulation environment for the Virtuoso platform. It gives designers access to a new parasitic estimation and comparison flow and optimization algorithms that help to center designs better for yield improvement and advanced matching and sensitivity analyses. By supporting extensive exploration of multiple designs against their objective specifications, Virtuoso Analog Design Environment sets the standard in fast and accurate design verification. In addition, it incorporates the same advanced custom IC environment used within the Cadence Allegro® platform for creating system-in-package (SiP) designs.
  • Reduced learning curve with a simulator-independent environment
  • Maximum efficiency in the script-driven mode
  • Accelerated debug process using a variety of built-in analog analysis tools
  • Facilitated design correction via easy comparison of pre- and post-parasitic extracted designs
  • Quick detection of circuit problems via a clear visualization cockpit
Related Info
 |  Home |  Cadence Solutions  |  EDAis Solutions  |  Partners  |  Services  |  Support & Training  |  News & Events  |  About Us  |  Stay In Touch  |  Favorite  | 
EDAis-Integrity Solutions Ltd.- All Rights Reserved
EDA Integrity Solutions Ltd. Address: 3 Hanechoshet St. Tel Aviv 6971068 Israel Tel: (972) 3 6444416 Fax: (972) 3 6444462
  InterDeal Development